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Abstract
Cd/CdSe/n-Si/Au-Sb structures have been fabricated by Successive Ionic Layer Adsorption and Reaction
(SILAR) method under various SILAR cycles. The characteristics parameters of these structures such as
barrier height, ideality factor, series resistance are calculated from the current-voltage (I-V) measurements
and the barrier height, carrier concentration are calculated from reverse bias capacitance-voltage (C-V)
measurements at 300 kHz frequency and room temperature. Furthermore, the density distribution and
rectifying ratio of these structure have been calculated from the I-V measurements as a function of SILAR
cycle. It has been seen that the changes of characteristic parameters such as barrier height, ideality factor
and series resistance of the Cd/CdSe/n-Si/Au-Sb structures have lightly changed with increasing SILAR
cycle.
Key Words: CdSe, SILAR method, sandwich structure

1.

Introduction
Metal-Semiconductor (MS) contacts have been the focus of extensive theoretical and experimental studies

for several decades [1–4]. Due to the technological importance of MS contact devices, a full understanding of
the nature of their electrical characteristics is of greater interest [5–10]. Control of the barrier height is critical
to the successful operation of devices based on MS contacts. Unstable contacts result in barrier height changes,
increased leakage current, and other undesirable eﬀects that degrade the electrical performance of the device.
Therefore, research on mechanisms which inﬂuence barrier heights at metal-semiconductor contacts is of high
interest from a basic and a practical point of view [11].
The SILAR method involves an alternative immersion of the substrate in a solution containing a soluble
salt of the cation and anion of the compounds to be grown. The substrate supporting the growing ﬁlm is rinsed in
high purity deionized water after each immersion in order to avoid homogeneous precipitation. The immersion
and rinsing time periods can be experimentally determined. In principle, SILAR is a deposition method in
1
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which thickness of the layer has determined by the number of deposition cycles. The SILAR method has been
employed for the deposition of CdS, ZnS, CdZnS, PbS, CuS, CdSe, etc. thin ﬁlms on diﬀerent substrates [12–16].
Chemically deposited CdSe thin ﬁlms have received increasing interest due to it is use in semiconductor
devices. The eﬀects of bath parameters and nature of substrate on the rate of deposition of CdSe thin ﬁlm by
CBD method have been reported by Kainthala et al. [17]. Baudreau and Rauh [18] have modiﬁed Kainthala’s
method to deposit CdSe and concluded that the ammonia was critical in getting good quality reproducible
CdSe thin ﬁlms. Mondal et al. [19] have deposited CdSe thin ﬁlms at room temperature using triethanolamine
(TEA) as a complexing agent. Dhumure and Lokhande [20] have chemically deposited CdSe ﬁlms and reported
the eﬀect of some of the preparative parameters on the deposition process. Jodgudri and Lokhande [21] have
reported photoelectrochemical cell based on CdSe and SnS electrodes. Garacia et al. [22] have prepared highly
photosensitive CdSe thin ﬁlms by CBD method.
II-VI binary semiconducting compounds belonging to the cadmium chalcogenide family (CdS, CdSe,
CdTe) are considered very important materials for photovoltaic applications. CdSe is a promising photovoltaic
material because of its high absorption coeﬃcient and nearly optimum band gap energy for the eﬃcient
absorption of light and conversion into electrical power. CdSe is an important material for the development of
various modern technologies of solid state devices such as high eﬃciency thin ﬁlm transistors and light emitting
diodes. Other areas of successful applications include photo-detectors, light ampliﬁers, lasers, gas sensors, largescreen liquid crystal display and photoluminescence response. Several physical and chemical techniques are
available for the growth of CdSe thin ﬁlms. CdSe thin ﬁlms have been deposited using diﬀerent techniques such
as electrodeposition, molecular beam epitaxy, spray pyrolysis, SILAR method, vacuum deposition and chemical
bath deposition. Among these methods SILAR has several overriding advantages over other techniques such as
uniform ﬁlm deposition, control of thickness, precise maintenance of deposition temperature and low cost. In
SILAR method, thin ﬁlms are obtained by immersing a substrate into separately placed cationic and anionic
precursors and thus, precipitate in-solution formation, whereby wastage of material is avoided. SILAR is an
attractive and less expensive method for ﬁlm preparation. Preparative parameters such as concentration, pH,
nature of the complexion agent, temperature, etc., are easily controllable. In the present work, studies were
carried out on properties of Cd/CdSe/n-Si/Au-Sb structure with aim for their possible use in optoelectronic
devices [23].
Electronic energy levels in the semiconductor bandgap play a key role in the determination of solid state
device characteristics. When these levels, or states, are localized in the semiconductor bulk, they can be easily
characterized and somewhat controlled to alter device behavior. However, such states at the semiconductormetal interface can neither be routinely determined nor controlled. In particular, the measurement of interface
charge in these levels at the metal-semiconductor junction has eluded researchers due to problems in handling
the currents ﬂowing in the contacts. It is well-known that interface properties have a dominant inﬂuence on
the device performance, reliability and stability. Barrier height is one of the most important characteristic
parameters in metal-semiconductor contacts. Barrier height generally forms diﬀerent from expected due to
undesired eﬀects between the metal-semiconductor interface. Barrier height stability can be enhanced via
methods such as formation of a thin layer in the metal-semiconductor interface and by annealing the metalsemiconductor contact. In this study, we use CdSe thin ﬁlm for just such an aim to enhance the Cd/n-Si
structure.
In this study, Cd/CdSe/n-Si/Au-Sb structures have been fabricated directly on n-Si semiconductors by
the SILAR method. The purpose of this paper is to characterize how the I-V and C-V characteristics parameters,
2
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such as barrier height, ideality factor, series resistance, density distribution, and so, in the Cd/CdSe/n-Si/AuSb structure change with increasing SILAR cycle. The I-V and C-V measurements of the structure have been
carried out under laboratory conditions in dark at room temperature.

2.

Experimental

The cleanness and hydrophilicity of substrates play an important role in the deposition of ﬁlms. Contaminated substrates result in nonuniform ﬁlm formation [24]. The deposition of thin ﬁlms or multilayer systems is
always accompanied by stress generation both in substrate and growing ﬁlm. Stress and adhesion determine the
stability of a thin ﬁlm substrate composite and thus the lifetime of a component, since the composite may fail
by cracking, delamination or buckling. Stresses exist even though ﬁlms are not externally loaded. Film stresses
that tend to increase with thickness of the growing ﬁlm are a prime limitation to the growth of very thick ﬁlms,
because they promote ﬁlm peeling. In addition, ﬁlm stresses aﬀect band gap shifts in semiconductors, transition temperatures in superconductors and magnetic anisotropy. Substrate deformations and distortion may
also arise from stresses in overlying ﬁlms [25, 26]. So we can say that, substrate is very important parameter.
The adoption of suitable substrates might play key roles in constructing semiconductor nano-heterostructures
for achieving enhanced physical properties.
Samples were prepared using mirror cleaned and polished n-type Si wafers with (100) orientation and
1 – 10 Ω – cm resistivity. The wafer was chemically cleaned using the RCA cleaning prodecure (i.e., 10 min
boil in N H 3 +H 2 O2 +6 H 2 O followed by HCl + H 2 O2 +6H 2 O at 60 ◦ C). The native oxide on the front surface
of the n-Si substrate was removed in HF + 10H 2 O solution and ﬁnally the wafer rinsed in de-iosined water
for 30 s. Ohmic contacts of low resistance on the backside of the samples were formed by evaporating of Au-Sb
alloy followed by a temperature treatment at 420 ◦ C for 3 min in nitrogen atmosphere. After ohmic contact
was made, the ohmic contacat side and the edges of the n-Si semiconductor substrate were covered by wax so
that the polished and cleaned front side of the semiconductor sample was exposed to the cationic precursor
solution employed for SILAR method. Cadmium selenide thin ﬁlms were deposited by using CdCl 2 and freshly
prepared sodium selenosulphate (Na 2 SeSO 3 ) solitions. The Na 2 SeSO 3 solution was prepared by mixing 10 g
selenium powder (99% purity) with 100 gr anhydrous sodium sulﬁte in 500 ml of distilled water with constant
stirring for 8–10 h at 80 ◦ C. It was sealed and kept overnight, since on cooling, a little selenium separated out
from the solution. It was then ﬁltered to obtain a clear solution.
CdCl 2 solution was used for cationic precursor. Sodium selenosulphite was used as a source of selenium
ions. The adsorption time, reaction time and rinsing time to control the growth of CdSe thin ﬁlm were selected
as 20 s, 30 s and 50 s, respectively. A single SILAR deposition cycle consisted of 20 s adsorption of Cd +2 ions,
50 s rinse with double distilled water, 30 s adsorption and reaction of Se 2− ions with preadsorbed Cd 2+ ions
on the substrate, followed by 50 s rinse with double distilled water. By repeating such deposition cycles 20, 25
and 30 times, we obtained CdSe thin ﬁlms on Si substrates, respectively.
In order to carry out electrical measurement, the cadmium contacts were formed by evaporation of Cd
dots with diameter corresponding to a diode area of 7.85×10 −3 cm 2 onto the CdSe thin ﬁlms, in a vacuumcoating unit at 10 −7 mbar. The processing stage was outlined in Figure 1 and a schematic cross-section of the
sample is shown in Figure 2.
The I-V and C-V characteristics of these structures were measured using a HP 4140B picoampermeter
and a HP model 4192A LF impedance analyser, respectively, at room temperature in the dark.
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Cleaned and made ohmic contact (n-Si)

Immerging into the cationic solution
(Forming Cd cationic layer)

Rinsed with deionized water
SILAR CYCLE

Immerging into the anionic solution
(Forming deposits)

Rinsed with deionized water

CdSe Films

Cd dot contact

Cd/CdSe/n-Si/Au-Sb Structure

Figure 1. The processing stage of Cd/CdSe/n-Si/Au-Sb structure.

Contact Wire
Cd

A

CdSe
n-Si
Au-Sb Ohmic Contact

Figure 2. The structure diagram of the fabricated device.

3.
3.1.

Results and discussion
Surface properties

Surface morphology of deposited CdSe thin ﬁlms were studied using SEM. SEM is a convenient and
versatile method to study the microstructure of thin ﬁlm. The surface morphology of CdSe thin ﬁlm prepared
4
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at room temperature is shown in Figure 3. From the micrograph it was speculated that the agglomeration of
spherical grains led to the formation of relatively big islands of spherical shape but of diﬀerent size. There are
no macroscopic defects like void, pinhole, peeling or cracks. From the featureless surface morphology of the
deposited CdSe thin ﬁlms, we can anticipate that these ﬁlms will exhibit very low optical scattering losses and
should therefore be suitable for optoelectronic applications.

Figure 3. SEM image of the CdSe thin ﬁlm grown on n-Si substrate.

3.2.

Current-voltage characteristics

When a MS structure with the Rs is considered, the I-V equation in respect to the thermoionic emission
(TE) theory is given by [1]

I = I0 exp

eV
nkB T





e(V − IRs
1 − exp −
kT


,

(1)

where n is the ideality factor, kB is the Boltzmann constant, e is the electron charge, V is the forward bias
voltage, T is the temperature, Rs the series resistance and I0 is the saturation current and is given by


eΦb
I0 = AA T exp −
kB T
∗

2


(2)

A∗, A, Φb are the eﬀective Richardson constant of 112 A/cm2 K 2 for n-type Si, the area of the rectiﬁer contact,
and the experimental zero bias barrier height, respectively. The value of ideality factor n is can be obtained
from equation (1) as
dV
e
.
(3)
n=
kB T d (ln I)
Figure 4 shows the forward and reverse bias I-V curves of the Cd/CdSe/n-Si/Au-Sb structures as a function
of SILAR cycle. The values of the parameters obtained from these characteristics are given in Table 1. The
barrier height value of Cd/CdSe/n-Si/Au-Sb structure was calculated with the help of equation (2) from the
y -axis intercepts of the semilog-forward bias I-V plots, and the value of the ideality factor n was obtained using
5
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equation (3) from the linear region of these plots. The ideality factor n is introduced to take into account the
deviation of the experimental I-V data from the ideal TE model. This can be attributed to the interfacial layer
of CdSe layer on the n-Si surface. If the Si surface is prepared by the usual polishing and chemical etching
technique, and the evaporation of metal is carried out in a conventional vacuum system having a pressure of
around 10 −7 Torr, the Si surface is inevitably covered with a thin insulating ﬁlm. This interfacial oxide layer
can be formed by water or vapour adsorbed onto the surface of the n-type Si before adding the CdCl 2 and
Na 2 SeSO 3 solutions on the front surface of the n-Si substrate. It may form either during surface preparation
and metal evaporation or post-deposition thermal annealing. For a suﬃciently thick interface layer, the interface
states are in equilibrium with the inorganic semiconductor and they cannot interact with the metal. For MS
contacts it is known that the contact characteristics are controlled by Fermi level pinning due to the interface
states. That is, it can be concluded that the barrier height determined from the I-V characteristic is controlled
by the interface states in equilibrium with the semiconductor [4, 27].
Table 1. The experimental values of parameters obtained from I–V of Cd/CdSe/ n -Si/Au-Sb structures with increasing
SILAR cycle.

Cd/CdSe/
n-Si/Au-Sb
20 Cycle
25 Cycle
30 Cycle

n
2.122
2.110
2.021

I-V
Θb (eV)
I0 (A)
0.732
6.474E-009
0.733
6.281E-009
0.718
6.075E-009

F(V)-V
Θb (eV) Rs (kΩ)
0.783
36.310
0.786
38.021
0.779
39.223

dV/d(ln I)–I
n
Rs (kΩ)
2.994
45.890
2.881
43.766
2.574
47.330

H(I)-I
Θb (eV) Rs (kΩ)
0.756
42.772
0.761
40.884
0.759
49.359

1.0E-4

I (A m p e r )

1.0E-5

1.0E-6

1.0E-7

Cd/CdSe/n-Si/Au-Sb
T=300 K
1.0E-8

20 Cycle
25 Cycle

1.0E-9

-1.0

-0.5

30 Cycle

0.0

0.5

1.0

V (Volts)

Figure 4. The forward and reverse bias current-voltage characteristics of Cd/CdSe/n-Si/Au-Sb structure as a function
of SILAR cycle.
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On a semi-log scale and at low forward bias voltage, the I-V characteristics of the metal-semiconductor
contacts are linear but deviate considerably from linearity due to the some factors at large voltages. One of
the factors is series resistance (Rs ). The barrier height, as well as the other diode parameters as the ideality
factor nand the series resistance Rs can be calculated by means of a method developed by Cheung in the high
current range where the I-V characteristics is not linear [28, 29]. Cheung’s functions can be written as [29]
nkB T
dVa
=
+ IRs
d (ln I)
e


 
nkB T
I
H(I) = V −
ln
e
AA∗ T 2

(4)

(5)

H(I) = nΦbn + IRs ,

(6)

where Φbn is the barrier height obtained from data of downward curvature region in the forward bias I-V
characteristics. equation (4) should give a straight line for the data of downward curvature region in the
forward bias I-V characteristics. The slope of the linear part of the dV / d(lnI)versus I will give Rs and its
y-axis intercept will give nq/ kB T . Using the nvalue determined from equation (4) and the data of downward
curvature region in the forward bias I-V characteristics in equation (5), a plot of ) H(I) versus I according to
equation (5) will also give a straight line with y-axis intercept equal to nΦb . The slope of this plot also provides
a second determination of Rs that can be used to check the consistency of Cheung’s approach. These plots are
shown in Figure 5 and Figure 6.
2.10

0.40
0.35

2.00

1.90

0.25

H (I ) (V olt s)

d V /d (ln I ) (V olt s)

0.30

0.20

Cd/CdSe/n-Si/Au-Sb
T=300 K

0.15

Cd/CdSe/n-Si/Au-Sb
T=300 K

1.80

20 Cycle

20 Cycle
25 Cycle

0.10

25 Cycle

1.70

30 Cycle

30 Cycle
0.05

1.60

0.00
0.0E+0

Figure

5.

1.0E-4

2.0E-4
I (Amper)

3.0E-4

4.0E-4

Experimental dV/d(ln I)-I curves of

Cd/CdSe/n-Si/Au–Sb sandwich structure as a function of
SILAR cycle.

0.0E+0

Figure 6.

1.0E-4

2.0E-4
I (Amper)

3.0E-4

4.0E-4

Experimental H(I)-I curves of Cd/CdSe/n-

Si/Au–Sb sandwich structure as a function of SILAR cycle.

We can say that the series resistance values calculated from Cheung’s functions are in good agreement
with each other according to Table 1. However, it can be clearly seen that there is relatively a high diﬀerence
7
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between the values of the ideality factor obtained from the downward curvature regions of forward bias I-V
plots and from the linear regions of the same characteristics. The reason of this diﬀerence can be attributed to
the existence of eﬀects such as the series resistance and the bias dependence of the barrier height according to
the voltage drop across the interfacial layer and change of the interface states with bias in this concave region
of the I-V plot [1].
Norde proposed a method to determine value of the series resistance. The following function has been
deﬁned in the modiﬁed Norde’s method [30, 31]:
V
kB T
F (V ) =
−
ln
γ
e



I(V )
AA ∗ T 2


,

(7)

where γ is the ﬁrst integer (dimensionless) greater than n. factor, I(V ) is current obtained from the I-V curve
and the other parameters are described above. From Norde’s functions, the eﬀective barrier height and Rs
value can be determined as



(γ − n) Vm
kB T
Φb = F m +
−
,
(8)
n
γ
e

Rs = (γ − n)

kB T
eIm


.

(9)

Figure 7 shows plots of F (V ) as a function of V of the Cd/CdSe/n-Si/Au-Sb structure as a function of SILAR
cycle. From the F(V)-V plots, the some parameters of the Cd/CdSe/n-Si/Au-Sb sandwich structure, (Φb , Rs )
have been determined. From these F(V)-V curves, the barrier height and series resistance values have been
shown in Table 1. It is seen that the values of the series resistance have lightly changed with increased SILAR
cycle.
0.86

Cd/CdSe/n-Si/Au-Sb
T=300 K

0.84

20 Cycle

0.82

25 Cycle

F (V )

0.80

30 Cycle

0.78
0.76
0.74
0.72
0.70
0.00

0.20

0.40
0.60
V (Volts)

0.80

1.00

Figure 7. Experimental F(V)-V curves of Cd/CdSe/n-Si/Au-Sb sandwich structure as a function of SILAR cycle.
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The interface states Nss is given by [32]

Nss



1 εi
εs
,
=
(n(V ) − 1 −
e δ
WD

(10)

where εs and εi are the permittivity of the CdSe layer and the semiconductor, respectively, δ is the thickness
of CdSe layer and WD is the width of the space charge region. The CdSe layer thickness δ was obtained from
high frequency (1 MHz) CV characteristics using the equation for insulator layer capacitance Cox =

εs εi A
δ

,

where εi = 3.8 ε0 . The WD was also calculated CV characteristic at 1 MHz using the equation for the width
1/2

s εi Vd
of the space charge region, WD = 2εeN
and Vd is the diﬀusion potential [4, 33]. Thus, the CdSe layer
D
thickness were calculated as 342 nm, 364 nm and 391 nm, respectively.
Furthermore, in n-type semiconductors, the energy of the interface states Ess with respect to the bottom
of the conduction band at the surface of semiconductor is given as
Ec − Ess = e(Φb − V ).

(11)

The dependence of Nss values on the bias was obtained using equations (2) and (10), and then the dependence of
Nss on the bias was converted to a function of Ess using Equation (11). That is, the curves obtained by taking
into account the bias dependence of the ideality factor, barrier height and reverse bias of the saturation current
are given in Table 1. The interface state energy distribution curves of the Cd/CdSe/n-Si/Au-Sb structure as a
function of SILAR cycle are given in Figure 8. As can be seen from Figure 8, the interface state density Nss
has an exponential rise with bias from the midgap towards the top of the conduction band for each cycle. In
the same time, the interface state density (Nss ) have lightly changed with increasing SILAR cycle.
According to Figure 9, the variation of the rectifying ratio with as a function of SILAR cycle can be given
easily for Cd/CdSe/n-Si/Au-Sb structure. It can be seen from Figure 9 that the values of the rectifying ratio
measurement of Cd/CdSe/n-Si/Au-Sb structure have lightly changed with increased SILAR cycle.

3.3.

Capacitance-voltage characteristics

When a small ac voltage is superimposed on the dc bias, charges of one sign are induced on the metal
surface and charges of the opposite sign in the semiconductor. Figure 10 and 11 show the plots of C-V and
C −2 -V versus forward and reverse bias voltage applied to Cd/CdSe/n-Si/Au-Sb structure at 300 kHz as a
function of SILAR cycle. At the MS contact, the depletion layer capacitance can be expressed as
C −2 =

2 (Vd + V )
,
εs ε0 eA2 Nd

(12)

where A is the area of the diode, εs is the dielectric constant of the semiconductor, ε0 is the permittivities of the
free space, Vd is the diﬀusion potential at zero bias, Nd is the donor concentration. Using the Schottky barrier
approximation and taking into consideration the assumption of a locally independent Nd one can determine Vd
from C −2 -V curves as a function of applied voltage [1, 34, 35].
9
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10000
4.0E+18

Cd/CdSe/n-Si/Au-Sb
T=300 K
20 Cycle

3.5E+18

1000

N ss (eV -1 m -2 )

3.0E+18

30 Cycle

2.5E+18

R ect ifyin g R a t io

25 Cycle

Cd/CdSe/n-Si/Au-Sb
T=300 K

100

20 Cycle

2.0E+18

25 Cycle
10

30 Cycle

1.5E+18

1.0E+18

1
0.45

0.50

0.55
0.60
E c- E ss(eV)

0.65

0.70

Figure 8. The energy distribution curves of the interface
states obtained from the I-V characteristics as a function
of SILAR cycle.

0.0

0.2

0.4

0.6
V (Volts)

0.8

1.0

1.2

Figure 9. The rectifying ratio versus applied voltage for
Cd/CdSe/n-Si/Au-Sb structure as a function of SILAR
cycle.

4.5E-4

700

600

Cd/CdSe/n-Si/Au-Sb
T=300 K
f=300 kHz

Cd/CdSe/n-Si/Au-Sb
T=300 K
f=300 kHz

4.0E-4

3.5E-4

20 Cycle

20 Cycle

500

(p F )

30 Cycle

-2

2.5E-4

30 Cycle

C

C (p F )

400

25 Cycle

-2

3.0E-4

25 Cycle

2.0E-4

300
1.5E-4

200
1.0E-4

100

5.0E-5

0.0E+0

0
-1.00

-0.50

0.00
V (Volts)

0.50

1.00

Figure 10. The forward and reverse bias C-V characteristics of the Cd/CdSe/n-Si/Au–Sb structure as a function
of SILAR cycle.
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Figure 11. The reverse bias C −2 -V characteristics of the
Cd/CdSe/n-Si/Au-Sb structure as a function of SILAR
cycle.
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The value of the barrier height can be calculated by the help of the relation Φb = Vd + Vn using C − V
measurements. Here, Vn is the potential diﬀerence between the Fermi energy level Ef and the bottom of the
conduction band in the neutral region of n-Si, which is directly equal to Ef and can be calculated by knowing


Nd and Nc , density of states in the conduction band (Nd = Nc exp kVBnT ). The values of V d , N d , Vn and Φb
are shown as a function of SILAR cycle in Table 2. It can be seen from Table 2 that the values of the barrier
heights of Cd/CdSe/n-Si/Au-Sb structures have lightly increased with changed SILAR cycle.
Table 2. The experimental values of parameters obtained from C −2 –V characteristics of Cd/CdSe/n -Si/Au-Sb structure
with increasing SILAR cycle.

Cd/CdSe/
n-Si/Au-Sb
20 Cycle
25 Cycle
30 Cycle

C-V Method (300 kHz)
Vd (eV) Nd (cm−3 ) Vn (eV) Θb (eV)
0.437
2.691E+14
0.235
0.672
0.439
3.620E+14
0.235
0.674
0.441
2.732E+14
0.234
0.675

As can be seen from the mean values, the barrier height calculated from the I-V characteristics is not
equal to the barrier height extracted from C-V characteristics. Both techniques are diﬀerently sensitive to
possible occurance of inhomogeneities and especially small patches with a lower Schottky barrier height at the
contact, strongly inﬂuences the resulting appearent Schottky barrier height. On the other hand, barrier heights
calculated from the C-V measurements has a tendency to be an average value of the Schottky barrier heights
of patches present in the contact (barrier height inhomogeneities that are present in the CdS/n-Si interface),
that is, average barrier height is the mean value of the barrier minima plus barrier maxima [36].

4.

Conclusions
In this study, Cd/CdSe/n-Si/Au-Sb structures have been fabricated by the Successive Ionic Layer Ad-

sorption and Reaction (SILAR) method. The I-V and C-V characteristics of Cd/CdSe/n-Si/Au-Sb structures
have been investigated as a function of SILAR cycle. The characteristic parameters such as barrier height,
ideality factor, series resistance, density distribution of structure are calculated from the I-V measurement, the
barrier height, carrier concentration are calculated from reverse bias C −2 -V measurement have showed little
changing eﬀect with respect to increasing SILAR cycle.
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